Figs. 1A to 1I and 1K to 1P are diagrammatic sectional views of semiconductor structures for illustrating the process steps which are carried out for building up a vertical FET according to the invention in accordance with a first exemplary embodiment of the invention;